

# Design of Arithmetic, Logical Unit for 8 Bit Microcontroller using VHDL

<sup>[1]</sup> Tanaji M Dudhane, <sup>[2]</sup> T.Ravi,

<sup>[1]</sup> Research Scholar, Dept. of ETCE Sathyabama university, Chennai 119, India

<sup>[2]</sup> T. Ravi Assistant professor, Dept. of ECE, Sathyabama university, Chennai 119, India

**Abstract:** - Now a days as far as the speed of the processor is concerned, a new trend of design philosophy in the market is the use of reconfigurable hardware i.e. by using FPGA.(Field Programmable Gate Arrays). This paper deals with the construction of ALU, Logical unit and rotate unit and implemented using Xilinx 9.2 i. Instructions implemented by the individual module are simulated and synthesized by using VHDL and SPARTAN III FPGA board for design purpose, parallelism approach of designing is used in which use of minimum number of combinational circuits and maximum use of sequential circuits for avoiding delay. The instructions implemented are eight by arithmetic unit, logical unit implements seven instructions. The designed units are recombined with other modules for construction of a 8-bit microcontroller, using FPGA for the improvement in speed.

**Keywords:** - RISC, FPGA, VHDL, SPARTAN-III.

## I. INTRODUCTION

In today's world, we see many industrial and domestic products like remote controllers; telephone bill printing machines, automobiles, mobile phones, oven, automation is required [1]. This is required to facilitate the process of mechanism for its operation and control. Data storage and processing is an integral part of any automatic control system. So there is a need to have a device called, "Microcontroller", which helps to carry out the function of automation. While designing, the improvement in speed and having implementation of maximum instruction near about 40 instructions, are the goals of the designing. For the achievement of this goal, parallelism approach is used. The PIC16F84, RISC CPU has 35 instructions which are single word and single cycle except program branching instruction which are two cycle. The present operating speed is 20MHz and clock input is DC. Program memory is 1024 words, Data RAM is 68 bytes. Data EEPROM is 64 bytes. Core has 8-bit data size and 14-bit wide instruction words [5]. The present PIC is developed module wise at gate level and VHDL code is developed modulewise. The four states T1, T2, T3 and T4 are developed, which are opcode, fetch, decode, execution and write back respectively. For implementing purpose SPARTAN-III is used, because of low cost, high volume and high performance and consumer oriented applications [2].

## II. METHODOLOGY

For the designing and implementation of the RISC processor, the design methodology is discussed below.

### 2.1 Modulewise Development:-

The PIC16F84 Microcontroller is partitioned into number of modules as instruction decoder, Arithmetic unit, Logic unit, Rotate/shifter unit, Bit-set clear unit, Generation of T-states and combination of all above units. The VHDL code is written for individual module using Xilinx ISE simulator. It features optimized direct compile for the fastest compile times and competitive simulation performance.




Fig.1. The Block Diagram of RISC 16F84

**2.2 Registers and Instruction set:**

Total instructions, can be implemented are near about 40. The instructions are

- Byte oriented
- Bit oriented and
- Literal and control oriented.


For bit oriented instruction b is 3-bit address, specifies the no. of bits affected by the operation. For byte oriented instruction, f is 7-bit file register address and 'd' is the destinator which specifies where the result is to be placed i.e. if d=0, result is in W (8-bit) and if d=1, result is in f i.e. file register. for literal and control instruction, k is 8-bit or 11-bit constant or literal value.

**Table I. Instruction Set**

Mnemonics	Operands	Opcode	Description
<b>Single Bit Manipulation</b>			
bcf	f,b		Clear bit b of register f, where b=0 to 7
bsf	f,b		Set bit b of register f, where b=0 to 7
<b>Data Transfer and Clear</b>			
clrw			Clear W
clrf	f		Clear f
movlw	k		Move literal value to W, putting result into W
movwf	f		Move W to f
movf	f,F		Move f to F
movf	f,d		Move f to W or F depending on d bit
swpaf	f,d		Swap nibbles of f, putting result into F or W
<b>Increment / Decrement / Complement</b>			
incf	f,d		Increment f, putting result in F or W reg
decf	f,d		Decrement f, putting result in F or W reg
comf	f,d		Complement f, putting result in F or W reg
<b>Logical</b>			
andlw	k		AND literal value into W
andwf	f,d		AND W with f, putting result in F or W reg
iorlw	k		Inclusive-OR literal value into W
iorwf	f,d		Inclusive-OR W with f, putting result in F
xorlw	k		Exclusive-OR literal value into W
xorwf	f,d		Exclusive-OR W with f, putting result in F
<b>Arithmetic</b>			
addlw	k		Add literal value into W
addwf	f,d		Add w and f, putting result in F
sublw	k		Subtract W from literal value, putting result in W
subwf	f,F		Subtract W from f, putting result in F
<b>Rotate</b>			
rif	f,F		Copy f into F, rotate F left through carry bit
rff	f,F		Copy f into F, rotate F right through carry bit
<b>Conditional Branch</b>			
btfsc	f,b		Test bit b of register f, where b=0 to 7; skip if clear
btfss	f,b		Test bit b of register f, where b=0 to 7; skip if set
decfsz	f,d		Decrement f, putting result in F or W reg, skip if zero
incfsz	f,d		Increment f, putting result in F or W reg, skip if zero

**2.3 Arithmetic Unit:-**

The arithmetic unit implements 8 instructions like ADDLW, ADDWF, SUBWF etc. are ORed together and ANDed with T3-state to enable 3,16:1 multiplexer. Two 16:1 multiplexer are used, one gives 8-bit value of w i.e. 'a' and 2nd multiplexer gives, 8 bit value of f. 3rd mux. is used to add the carry, if required. Eight bit byte adder is used to add the values of 8-bit w register and 8-bit value of Literal i.e. f, with carry if required. O/p of byte adder is also available in 2's complement form. Opcode bits 11-8 are used as select lines of multiplexer and upper 2-bits i.e. 13-12 are used as select lines of 2:1.




**Fig. 2. Block Diagram of arithmetic unit**

**2.4 Logic Unit:-**

Logic Unit is responsible for implementing logical instruction, such as IORLW, COMF, ANDLW, IORWF, ANDWF, and XORLW AND XORWF. All the instructions are ORed together and ANDed with T3-state to enable the 8:1 multiplexer. 10-8 bits of opcode is used as select lines of the multiplexer, 8:1 for COMF and ANDLW instruction, the opcode bits 10-8 are same value, so higher 2-bits i.e. 13-12 are used as select lines of the 2:1 mux. The NOR gate is used to generate the zero flag.


Logical unit uses combinational circuits like mux and gates for its implementation of instructions which finally implements 7 instructions.




**Fig.3. Block Diagram of Logic Unit**

**2.5 Rotate/shifter unit:-**


Rotate unit implements six instructions such as NOP, CLRW, CLRF etc



**Fig.4 Block diagram of Rotate Unit Simulation results**



**Fig. 5. Simulation Result of Arithmetic Unit**



**Fig.6. Simulation Result of Logic Unit**

### III. PERFORMANCE MEASURES

Following are the performance measures of the implemented RISC Processor.

1. The VHDL code for individual mode is downloaded on SPARTAN-III. SPARTAN-III is selected because, it is designed for high volume, increasing amount of logic resources, capacity of internal RAM, low cost.

2. While downloading the VHDL code using Xilinx simulator, there is improvement in speed. Present speed is 20MHz. But with 8-bit series, proposed microcontroller gives the speed of 35.6MHz

3. PIC Microcontroller so far designed gives the speed from 12MHz to 24MHz maximum, but using the FPGA i.e. SPARTAN-III, simulation result gives the speed of execution of instruction as 35.6 MHz.

4. The Number of instruction, which may be implemented by using this proposed microcontroller will be 5. By using data bus width of 8-bit, and instruction register-14 bit wide, there is increase in speed, as well as there is increase in performance to execute the more number of instruction.

### IV. APPLICATIONS

As the new concept of implementing the RISC processor using VHDL coding with the use of FPGA, there is a wide range for the development of boards, which implements the more number of instructions. The main advantage of preferring VLSI design is single chip solution, which is supporting to create our own processor. VLSI has made possible to have a digital hardware implementation, which can be changed as per the requirement and application based too. The designed core RISC PIC16F84 can be used as IP core with its own instruction set. As the architecture of the proposed processor is developed using VHDL, the architecture is flexible. Modifications are possible through coding for port change, port enhancement, and addition of instructions through assigning addresses.

### V. CONCLUSIONS

The VHDL code development of individual modules and VHDL code for the combined module downloading on FPGA, simulation result gives the improvement in the speed of execution of instructions. By running one application, VHDL code verifies the operation of the RISC processor.

### REFERENCES

(1) Kui YI and Yue-Hua DING, "32 bit multiplication and Division ALU Design Based on RISC Structure", WuHan

Polytechnic University proc. 2009 International Joint Conference on Artificial Intelligence, 2009, pp. 761-764

(2) Rohit Sharma, Vivek Kumar Sehgal, Nitin, Pranav Bhasker and Ishitavarma, "Design and Implementation of a 64-bit RISC Processor using VHDL, Jaypee University, proc. Uksim, 11th International Conference on Computer Modelling and Simulation, 2009, pp 568-573.

(3) Xia Li Longwei Ji, Bo Shen, wenhong Li and Qianling Zhang, "VLSI Implementation of a high-performance 32-bit RISC microprocessor", Fudan University, 2002, pp. 1458-1461.

(4) Mamun Bin Ibne Keaz, Md. Shabiul Islam, Mohd. S. Sulaiman, "A single Clock cycle MIPS RISC processor Design using VHDL", multimedia university, 2002 pp 199-203.

(5) Data sheet of PIC Microcontroller 16F84.